NAND logic

Logic constructed only from NAND gates

2 min read

🔥 Why this is trending

Interest in “NAND logic” spiked on Wikipedia on 2026-02-24.

Categorised under Technology, this article fits a familiar pattern. wt.cat.technology.2

By monitoring millions of daily Wikipedia page views, GlyphSignal helps you spot cultural moments as they happen and understand the stories behind the numbers.

2026-01-26Peak: 3052026-02-24

📊 30-day total: 6,695

⚡ Key Takeaways

The NAND Boolean function has the property of functional completeness.
For example, the function NOT(x) may be equivalently expressed as NAND(x,x).
The mathematical proof for this was published by Henry M.
A similar case applies to the NOR function, and this is referred to as NOR logic.
If both of the A and B inputs are low, then neither of the NMOS transistors will conduct, while both of the PMOS transistors will conduct, establishing a conductive path between the output and Vdd (voltage source), bringing the output high.

The NAND Boolean function has the property of functional completeness. This means that any Boolean expression can be re-expressed by an equivalent expression utilizing only NAND operations. For example, the function NOT(x) may be equivalently expressed as NAND(x,x). In the field of digital electronic circuits, this implies that it is possible to implement any Boolean function using just NAND gates.

The mathematical proof for this was published by Henry M. Sheffer in 1913 in the Transactions of the American Mathematical Society (Sheffer 1913). A similar case applies to the NOR function, and this is referred to as NOR logic.

NAND

A NAND gate is an inverted AND gate. It has the following truth table:

In CMOS logic, if both of the A and B inputs are high, then both the NMOS transistors (bottom half of the diagram) will conduct, neither of the PMOS transistors (top half) will conduct, and a conductive path will be established between the output and Vss (ground), bringing the output low. If both of the A and B inputs are low, then neither of the NMOS transistors will conduct, while both of the PMOS transistors will conduct, establishing a conductive path between the output and Vdd (voltage source), bringing the output high. If either of the A or B inputs is low, one of the NMOS transistors will not conduct, one of the PMOS transistors will, and a conductive path will be established between the output and Vdd (voltage source), bringing the output high. As the only configuration of the two inputs that results in a low output is when both are high, this circuit implements a NAND (NOT AND) logic gate.